Table of Contents Author Guidelines Submit a Manuscript
Research Letters in Electronics
Volume 2009, Article ID 480740, 5 pages
Research Letter

Token-Aware Completion Functions for Elastic Processor Verification

Department of Electrical & Computer Engineering, North Dakota State University, Fargo, ND 58105, USA

Received 2 June 2009; Accepted 31 July 2009

Academic Editor: Massimo Poncino

Copyright © 2009 Sudarshan K. Srinivasan et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. L. P. Carloni, K. L. McMillan, and A. L. Sangiovanni-Vincentelli, “Theory of latency-insensitive design,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 9, pp. 1059–1076, 2001. View at Publisher · View at Google Scholar
  2. J. Cortadella, M. Kishinevsky, and B. Grundmann, “Synthesis of synchronous elastic architectures,” in Proceedings of the 43rd annual Design Automation Conference (DAC '06), E. Sentovich, Ed., pp. 657–662, San Francisco, Calif, USA, July 2006. View at Publisher · View at Google Scholar
  3. S. Krstic, J. Cortadella, M. Kishinevsky, and J. O'Leary, “Synchronous elastic networks,” in Formal Methods in Computer Aided Design (FMCAD '06), pp. 19–30, IEEE Computer Society, San Jose, Calif, USA, November 2006. View at Publisher · View at Google Scholar
  4. P. Manolios, Mechanical Verification of Reactive Systems, Ph.D. thesis, University of Texas, Austin, Tex, USA, August 2001,
  5. S. K. Srinivasan, Efficient verification of bit-level pipelined machines using refinement, Ph.D. thesis, Georgia Institute of Technology, December 2007,
  6. Yices, 2007,
  7. S. K. Srinivasan, K. Sarker, and R. S. Katti, “Verification of synchronous elastic processors,” to appear in IEEE Embedded Systems Letters.
  8. J. R. Burch and D. L. Dill, “Automatic verification of pipelined microprocessor control,” in Proceedings of the 6th International Conference on Computer Aided Verification (CAV '94), vol. 818 of Lecture Notes in Computer Science, pp. 68–80, Springer, Stanford, Calif, USA, June 1994. View at Publisher · View at Google Scholar
  9. R. Hosabettu, M. Srivas, and G. Gopalakrishnan, “Proof of correctness of a processor with reorder buffer using the completion functions approach,” in Proceedings of the 11th International Conference Computer Aided Verification (CAV '99), N. Halbwachs and D. Peled, Eds., vol. 1633 of Lecture Notes in Computer Science, Springer, Trento, Italy, July 1999. View at Publisher · View at Google Scholar