Research Article

Comparison of Memory Assignment Schemes for Switch Architectures with Shareable Parallel Memory Modules

Figure 2

A two-state ON-OFF model.
126591.fig.002