Journal of Electrical and Computer Engineering

Research Article

Comparison of Memory Assignment Schemes for Switch Architectures with Shareable Parallel Memory Modules

Figure 5

Packet-loss ratio with speed-up of memory modules.
126591.fig.005