Journal of Electrical and Computer Engineering

Research Article

Comparison of Memory Assignment Schemes for Switch Architectures with Shareable Parallel Memory Modules

Figure 7

Packet-loss ratio with memory bandwidth (MB = 1) of SW and SMB switches.
126591.fig.007