Table of Contents Author Guidelines Submit a Manuscript
Journal of Electrical and Computer Engineering
Volume 2010 (2010), Article ID 126591, 7 pages
http://dx.doi.org/10.1155/2010/126591
Research Article

Comparison of Memory Assignment Schemes for Switch Architectures with Shareable Parallel Memory Modules

1Department of Electrical /Computer Engineering, University of Texas-Pan American, Edinburg, TX 78541, USA
2Department of Electrical Engineering, University of Texas-Dallas, Richardson, TX 75080, USA

Received 31 October 2009; Revised 15 April 2010; Accepted 21 April 2010

Academic Editor: Edward Au

Copyright © 2010 Sanjeev Kumar and Alvaro Munoz. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. H. J. Chao, C. H. Lam, and E. Oki, Broadband Packet Switching Technologies: A Practical Guide to ATM Switches and IP Routers, Wiley-Interscience, New York, NY, USA, 1st edition, 2001.
  2. M. I. Irland, “Buffer management in a packet switch,” IEEE Transactions on Communications, vol. 26, no. 3, pp. 328–337, 1978. View at Google Scholar · View at Scopus
  3. K. Oshima, H. Yamanaka, H. Saito et al., “A new ATM switch architecture based on STS-type shared buffering and its implementation,” in Proceedings of the 14th International Switching Symposium (ISS '92), vol. 1, pp. 359–363, October 1992.
  4. H. Yamanaka, H. Saito, H. Kondoh et al., “Scalable shared-buffering ATM switch with a versatile searchable queue,” IEEE Journal on Selected Areas in Communications, vol. 15, no. 5, pp. 773–783, 1997. View at Google Scholar · View at Scopus
  5. S. Kumar, “The sliding-window packet switch: a new class of packet switch architecture with plural memory modules and decentralized control,” IEEE Journal on Selected Areas in Communications, vol. 21, no. 4, pp. 656–673, 2003. View at Publisher · View at Google Scholar · View at Scopus
  6. A. Munoz and C. D. Cantrell, “Memory-configuration and memory-bandwidth in the Sliding-Window (SW) switch architecture,” in Proceedings of the 52nd Midwest Symposium on Circuits and Systems (MWSCAS '09), pp. 288–291, August 2009. View at Publisher · View at Google Scholar
  7. S. Kumar and A. Munoz, “Performance comparison of switch architectures with shareable parallel memory modules,” IEEE Communications Letters, vol. 9, no. 11, pp. 1015–1017, 2005. View at Publisher · View at Google Scholar
  8. A. K. Choudhury and E. L. Hahne, “Dynamic queue length thresholds for shared-memory packet switches,” IEEE/ACM Transactions on Networking, vol. 6, no. 2, pp. 130–140, 1998. View at Google Scholar