Semidigital PLL Design for Low-Cost Low-Power Clock Generation

Figure 10

Simulated transient settling voltage: (a) with digital path disabled, and (b) with digital path enabled.

(a)

(b)