Research Article

New Low-Power Tristate Circuits in Positive Feedback Source-Coupled Logic

Table 2

PFSCL Tristate gates based on switch transistor technique.

Gate (ns) Power dissipation ( W) Power delay product (fJ)

Inverter0.14516.22.349
NAND0.57516.29.315
NOR0.39516.26.399