A Buffer-Sizing Algorithm for Network-on-Chips with Multiple Voltage-Frequency Islands

Figure 4

Placed closer to the fast clock domain.