A State-Based Modeling Approach for Efficient Performance Evaluation of Embedded System Architectures at Transaction Level

<table>Evolution of the computational complexity per time unit of (a) processor <svg height="14.2375" id="M215" style="vertical-align:-3.13504pt" version="1.1" viewbox="0 0 15.5 14.2375" width="15.5" xmlns="http://www.w3.org/2000/svg">
<g transform="matrix(1.25,0,0,-1.25,0,14.2375)">
<g transform="translate(72,-60.61)">
<text transform="matrix(1,0,0,-1,-71.95,63.79)">
<tspan style="font-size: 12.50px; " x="0" y="0">𝑃</tspan>
</text>
<text transform="matrix(1,0,0,-1,-64.52,60.66)">
<tspan style="font-size: 8.75px; " x="0" y="0">1</tspan>
</text>
</g>
</g>
</svg> and (b) <svg height="14.2375" id="M216" style="vertical-align:-3.13504pt" version="1.1" viewbox="0 0 15.5 14.2375" width="15.5" xmlns="http://www.w3.org/2000/svg">
<g transform="matrix(1.25,0,0,-1.25,0,14.2375)">
<g transform="translate(72,-60.61)">
<text transform="matrix(1,0,0,-1,-71.95,63.79)">
<tspan style="font-size: 12.50px; " x="0" y="0">𝑃</tspan>
</text>
<text transform="matrix(1,0,0,-1,-64.52,60.66)">
<tspan style="font-size: 8.75px; " x="0" y="0">2</tspan>
</text>
</g>
</g>
</svg>.</table>

Journal of Electrical and Computer Engineering

fig14

Figure 14

Figure 14: A State-Based Modeling Approach for Efficient Performance Evaluation of Embedded System Architectures at Transaction Level 