Research Article

An Optimization Mechanism Intended for Static Power Reduction Using Dual- š¯‘‰ t h Technique

Figure 9

Circuit resulting after the algorithmā€™s steps.
561580.fig.009