Journal of Electrical and Computer Engineering

Research Article

High-Level Synthesis: Productivity, Performance, and Software Constraints

Figure 7

Speedup over original software for each kernel. Directive denotes the pipelining and loop optimization step.
649057.fig.007