Table of Contents Author Guidelines Submit a Manuscript
Journal of Electrical and Computer Engineering
Volume 2013, Article ID 189436, 10 pages
http://dx.doi.org/10.1155/2013/189436
Research Article

Novel Complete Probabilistic Models of Random Variation in High Frequency Performance of Nanoscale MOSFET

Department of Computer Engineering, Siam University, 38 Petchkasem Road, Bangkok 10160, Thailand

Received 27 September 2012; Revised 30 January 2013; Accepted 31 January 2013

Academic Editor: Jan Van der Spiegel

Copyright © 2013 Rawid Banchuin. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. T. Yao, M. Gordon, K. Yau, M. T. Yang, and S. P. Voinigescu, “60-GHz PA and LNA in 90-nm RF-CMOS,” in Proceedings of the IEEE Radio Frequency Integrated Circuits Symposium, pp. 147–150, San Francisco, Calif, USA, June 2006. View at Scopus
  2. M. A. Masud, H. Zirath, M. Ferndahl, and H. O. Vickes, “90 nm CMOS MMIC amplifier,” in Proceedings of the IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, pp. 201–204, Forth Worth, Tex, USA, June 2004. View at Scopus
  3. Y. S. Jiang, Z. M. Tsai, J. H. Tsai, H. T. Chen, and H. Wang, “A 86 to 108 GHz amplifier in 90 nm CMOS,” IEEE Microwave and Wireless Components Letters, vol. 18, no. 2, pp. 124–126, 2008. View at Publisher · View at Google Scholar · View at Scopus
  4. B. Heydari, M. Bohsali, E. Adabi, and A. M. Niknejad, “Low-power mm-wave components up to 104 GHz in 90 nm CMOS,” in Proceedings of the 54th IEEE International Solid-State Circuits Conference (ISSCC'07), pp. 200–597, San Francisco, Calif, USA, February 2007. View at Publisher · View at Google Scholar · View at Scopus
  5. M. Varonen, M. Kärkkäinen, M. Kantanen, and K. A. I. Halonen, “MM-wave integrated circuits in 65-nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 43, no. 9, pp. 1991–2002, 2008. View at Publisher · View at Google Scholar
  6. A. M. Niknejad, S. Emami, B. Heydari, M. Bohsali, and E. Adabi, “Nanoscale CMOS for mm-wave applications,” in Proceedings of the IEEE Compound Semiconductor Integrated Circuit Symposium (CSIC'07), pp. 1–4, Portland, Ore, USA, October 2007. View at Publisher · View at Google Scholar · View at Scopus
  7. D. Draxelmayr, “A 6 b 600 MHz 10 mW ADC array in digital 90 nm CMOS,” in Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC'04), pp. 264–265, February 2004.
  8. Y. Shimizu, S. Murayama, K. Kudoh, H. Yatsuda, and A. Ogawa, “A 30 mW 12b 40MS/s subranging ADC with a high-gain offset-canceling positive-feedback amplifier in 90nm digital CMOS,” in IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC'06), pp. 802–811, San Francisco, Calif, USA, February 2006. View at Scopus
  9. A. Matsuzawa, “Design challenges of analog-to-digital converters in nanoscale CMOS,” IEICE Transactions on Electronics, vol. E90-C, no. 4, pp. 779–785, 2007. View at Publisher · View at Google Scholar · View at Scopus
  10. H. Masuda, T. Kida, and S. I. Ohkawa, “Comprehensive matching characterization of analog CMOS circuits,” IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, vol. E92-A, no. 4, pp. 966–975, 2009. View at Publisher · View at Google Scholar · View at Scopus
  11. R. Banchuin, “Process induced random variation models of nanoscale MOS performance: efficient tool for the nanoscale regime analog/mixed signal CMOS statistical/variability aware design,” in Proceedings of the International Conference on Information and Electronic Engineering, pp. 6–12, Bangkok, Thailand, 2011.
  12. R. Banchuin, “Complete circuit level random variation models of nanoscale MOS performance,” International Journal of Information and Electronics Engineering, vol. 1, no. 1, pp. 9–15, 2011. View at Google Scholar
  13. K. Hasegawa, M. Aoki, T. Yamawaki, and S. Tanaka, “Modeling transistor variation using α-power formula and its application to sensitivity analysis on harmonic distortion in differential amplifier,” Analog Integrated Circuits and Signal Processing, vol. 72, no. 3, pp. 605–613, 2012. View at Publisher · View at Google Scholar · View at Scopus
  14. A. R. Brown and A. Asenov, “Capacitance fluctuations in bulk MOSFETs due to random discrete dopants,” Journal of Computational Electronics, vol. 7, no. 3, pp. 115–118, 2008. View at Publisher · View at Google Scholar · View at Scopus
  15. Y. Li and C. H. Hwang, “High-frequency characteristic fluctuations of nano-MOSFET circuit induced by random dopants,” IEEE Transactions on Microwave Theory and Techniques, vol. 56, no. 12, pp. 2726–2733, 2008. View at Publisher · View at Google Scholar · View at Scopus
  16. M. H. Han, Y. Li, and C. H. Hwang, “The impact of high-frequency characteristics induced by intrinsic parameter fluctuations in nano-MOSFET device and circuit,” Microelectronics Reliability, vol. 50, no. 5, pp. 657–661, 2010. View at Publisher · View at Google Scholar · View at Scopus
  17. H. S. Kim, C. Chung, J. Lim, K. Park, H. Oh, and H. K. Kang, “Characterization and modeling of RF-performance (fT) fluctuation in MOSFETs,” IEEE Electron Device Letters, vol. 30, no. 8, pp. 855–857, 2009. View at Publisher · View at Google Scholar · View at Scopus
  18. R. Banchuin, “The probabilistic model of random variation in nanoscale MOSFET’s high frequency performance,” in Proceedings of the 6th WSEAS International Conference on Computer Engineering and Applications, and Proceedings of the 2012 American Conference on Applied Mathematics, pp. 240–245, January 2012.
  19. M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, “Matching properties of MOS transistors,” IEEE Journal of Solid-State Circuits, vol. 24, no. 5, pp. 1433–1440, 1989. View at Publisher · View at Google Scholar · View at Scopus
  20. K. Kuhn, “Variability in nanoscale CMOS technology,” Science China Information Sciences, vol. 54, no. 5, pp. 936–945, 2011. View at Publisher · View at Google Scholar · View at Scopus
  21. L. L. Lewyn, T. Ytterdal, C. Wulff, and K. Martin, “Analog circuit design in nanoscale CMOS technologies,” Proceedings of the IEEE, vol. 97, no. 10, pp. 1687–1714, 2009. View at Publisher · View at Google Scholar · View at Scopus
  22. H. Abebe, H. Morris, E. Cumberbatch, and V. Tyree, “Compact gate capacitance model with polysilicon depletion effect for MOS device,” Journal of Semiconductor Technology and Science, vol. 7, no. 3, pp. 131–135, 2007. View at Google Scholar
  23. R. T. Howe and C. G. Sodini, Microelectronics: An Integrated Approach, Prentice Hall, Upper Saddle River, NJ, USA, 1996.
  24. G. Cijan, T. Tuma, and A. Burmen, “Modeling and simulation of MOS transistor mismatch,” in Proceedings of the 6th Eurosim, pp. 1–8, Ljubljana, Slovenia, 2007.
  25. T. Altiok and B. Melamed, Simulation Modeling and Analysis with ARENA, Academic Press, New York, NY, USA, 2007.
  26. S. A. Klugman, H. H. Panjer, and G. E. Willmot, Loss Models: From Data to Decisions, John Wiley & Sons, London, UK, 2008.
  27. Predictive Technology Model, http://ptm.asu.edu.
  28. A. H. Haddad, Probabilistic Systems and Random Signals, Prentice Hall, Upper Saddle River, NJ, USA, 2006.
  29. W. W. Hines, D. C. Montgomery, D. M. Goldsman, and C. M. Borror, Probability and Statistics in Engineering, John Wiley & Sons, London, UK, 2003.
  30. M. Conti, P. Grippa, S. Orcioni, and C. Turchetti, “Parametric yield formulation of MOS IC's affected by mismatch effect,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 5, pp. 582–596, 1999. View at Publisher · View at Google Scholar · View at Scopus
  31. A. Cathignol, S. Mennillo, S. Bordez, L. Vendrame, and G. Ghibaudo, “Spacing impact on MOSFET mismatch,” in Proceedings of the IEEE Conference on Microelectronic Test Structures (ICMTS'08), pp. 90–95, Edinburgh, UK, March 2008. View at Publisher · View at Google Scholar · View at Scopus
  32. C. M. Mezzomo, A. Bajolet, A. Cathignol, R. Di Frenza, and G. Ghibaudo, “Characterization and modeling of transistor variability in advanced CMOS technologies,” IEEE Transactions on Electron Devices, vol. 58, no. 8, pp. 2235–2248, 2011. View at Publisher · View at Google Scholar · View at Scopus