Low-Jitter 0.1-to-5.8 GHz Clock Synthesizer for Area-Efficient Per-Port Integration

Figure 6

Transfer function of the spur generated at the output of PLL.