Journal of Electrical and Computer Engineering / 2013 / Article / Fig 1

Research Article

A Low-Complexity Decision Feedforward Equalizer Architecture for High-Speed Receivers on Highly Dispersive Channels

Figure 1

Example of a 3-tap DFFE ( ) with . (a) Note that the latency between the input signal and the decision is . (b) The red dashed line denotes the critical path (see Section 4.4).

We are committed to sharing findings related to COVID-19 as quickly and safely as possible. Any author submitting a COVID-19 paper should notify us at to ensure their research is fast-tracked and made available on a preprint server as soon as possible. We will be providing unlimited waivers of publication charges for accepted articles related to COVID-19.