Journal of Electrical and Computer Engineering / 2013 / Article / Fig 7

Research Article

A Low-Complexity Decision Feedforward Equalizer Architecture for High-Speed Receivers on Highly Dispersive Channels

Figure 7

Number of adders, registers, and 2-to-1 multiplexers versus the number of feedback taps , for the parallel DFFE with and DFE architectures proposed in [4, 7, 9, 10]. Parallelization factor: . Modulation format: 2-PAM.
587108.fig.007a
(a)
587108.fig.007b
(b)
587108.fig.007c
(c)

Article of the Year Award: Outstanding research contributions of 2020, as selected by our Chief Editors. Read the winning articles.