Research Article

An FPGA-Integrated Time-to-Digital Converter Based on a Ring Oscillator for Programmable Delay Line Resolution Measurement

Figure 7

Relative error variation for four PDLs.
230803.fig.007