An FPGA-Integrated Time-to-Digital Converter Based on a Ring Oscillator for Programmable Delay Line Resolution Measurement

Table 1

Logic table of LUT.

Input		Output
EN	LI	LO
0	0	1
0	1	1
1	0	1
1	1	0