646738.fig.004
Figure 4: Six-port-based delay line discriminator architecture.