A Low Leakage Autonomous Data Retention Flip-Flop with Power Gating Technique

Figure 1

The Mutoh-FF circuits and its operation timing.