Table of Contents Author Guidelines Submit a Manuscript
Journal of Electrical and Computer Engineering
Volume 2015, Article ID 765485, 13 pages
http://dx.doi.org/10.1155/2015/765485
Research Article

A 3.9 μs Settling-Time Fractional Spread-Spectrum Clock Generator Using a Dual-Charge-Pump Control Technique for Serial-ATA Applications

1Hitachi Central Research Laboratory, 1-280 Higashi-Koigakubo, Kokubunji-shi, Tokyo 185-8601, Japan
2Renesas Electronics Corporation, Tokyo 185-8601, Japan

Received 3 October 2014; Accepted 5 January 2015

Academic Editor: John N. Sahalos

Copyright © 2015 Takashi Kawamoto et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. Serial ATA International Organization, “Serial ATA Revision 2.6 Specification”.
  2. Y.-B. Hsieh and Y.-H. Kao, “A new spread spectrum clock generator for SATA using double modulation schemes,” in Proceedings of the IEEE Custom Integrated Circuits Conference (CICC '07), pp. 297–300, September 2007. View at Publisher · View at Google Scholar · View at Scopus
  3. T. Kawamoto, T. Takahashi, H. Inada, and T. Noto, “Low-jitter and large-EMI-reduction spread-spectrum clock generator with auto-calibration for serial-ATA applications,” in Proceedings of the IEEE Custom Integrated Circuits Conference (CICC '07), pp. 345–348, September 2007. View at Publisher · View at Google Scholar · View at Scopus
  4. H.-R. Lee, O. Kim, G. Ahn, and D.-K. Jeong, “A low-jitter 5000ppm spread spectrum clock generator for multi-channel SATA transceiver in 0.18 μm CMOS,” in Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC '05), Digest of Technical Papers, pp. 162–163, February 2005. View at Scopus
  5. P.-Y. Wang and S.-P. Chen, “Spread spectrum clock generator,” in Proceedings of the IEEE Asian Solid-State Circuits Conference (ASSCC '07), pp. 304–307, November 2007.
  6. J.-S. Pan, T.-H. Hsu, H.-C. Chen et al., “Fully integrated CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications with on-chip 4-LVDS channel WSG and 1.5 Gb/s SATA PHY,” in Proceedings of the IEEE ISSCC, Digest of Technical Papers, pp. 266–267, February 2006.
  7. Y. Moon, G. Ahn, H. Choi, N. Kim, and D. Shim, “A quad 6Gb/s multirate CMOS transceiver with TX rise/fall-time control,” in Proceedings of the Digest of Technical Papers IEEE International Conference on Solid-State (ISSCC '06), pp. 233–242, IEEE, San Francisco, Calif, USA, February 2006. View at Publisher · View at Google Scholar
  8. S. Pellerano, S. Levantino, C. Samori, and A. L. Lacaita, “A 13.5-mW 5-GHz frequency synthesizer with dynamic-logic frequency divider,” IEEE Journal of Solid-State Circuits, vol. 39, no. 2, pp. 378–383, 2004. View at Publisher · View at Google Scholar · View at Scopus
  9. H.-S. Li, Y.-C. Cheng, and D. Puar, “Dual-loop spread-spectrum clock generator,” in Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC '99), Digest of Technical Papers, pp. 184–185, February 1999.
  10. J.-Y. Michel and C. Neron, “A frequency modulated PLL for EMI reduction in embedded application,” in Proceedings of the 12th Annual IEEE International ASIC/SOC Conference, pp. 362–365, Washington, DC, USA, 1999. View at Publisher · View at Google Scholar
  11. M. Kokubo, T. Kawamoto, T. Oshima et al., “Spread-spectrum clock generator for serial ATA using fractional PLL controlled by Σ modulator with level shifter,” in Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC '05), vol. 1 of Digest of Technical Papers, pp. 160–590, February 2005.
  12. J. Shin, I. Seo, J. Kim et al., “A low-jitter added SSCG with seamless phase selection and fast AFC for 3rd generation serial-ATA,” in Proceedings of the IEEE Custom Integrated Circuits Conference (CICC '06), pp. 409–412, San Jose, Calif, USA, September 2006. View at Publisher · View at Google Scholar
  13. H.-H. Chang, I.-H. Hua, and S.-I. Liu, “A spread-spectrum clock generator with triangular modulation,” IEEE Journal of Solid-State Circuits, vol. 38, no. 4, pp. 673–676, 2003. View at Publisher · View at Google Scholar · View at Scopus
  14. C. D. LeBlanc, B. T. Voegeli, and T. Xia, “Dual-loop direct VCO modulation for spread spectrum clock generation,” in Proceedings of the IEEE Custom Integrated Circuits Conference (CICC '09), pp. 479–482, September 2009. View at Publisher · View at Google Scholar · View at Scopus
  15. Y.-H. Kao and Y.-B. Hsieh, “A low-power and high-precision spread spectrum clock generator for serial advanced technology attachment applications using two-point modulation,” IEEE Transactions on Electromagnetic Compatibility, vol. 51, no. 2, pp. 245–254, 2009. View at Publisher · View at Google Scholar · View at Scopus
  16. T. Kawamoto, T. Takahashi, S. Suzuki, T. Noto, and K. Asahina, “Low-jitter fractional spread-spectrum clock generator using fast-settling dual charge-pump technique for serial-ATA application,” in Proceedings of the 35th European Solid-State Circuits Conference (ESSCIRC '09), pp. 380–383, September 2009. View at Publisher · View at Google Scholar · View at Scopus
  17. S.-Y. Lin and S.-I. Liu, “A 1.5 GHz all-digital spread-spectrum clock generator,” IEEE Journal of Solid-State Circuits, vol. 44, no. 11, pp. 3111–3119, 2009. View at Publisher · View at Google Scholar · View at Scopus
  18. D. de Caro, C. A. Romani, N. Petra, A. G. M. Strollo, and C. Parrella, “A 1.27 GHz, all-digital spread spectrum clock generator/synthesizer in 65 nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 45, no. 5, pp. 1048–1060, 2010. View at Publisher · View at Google Scholar · View at Scopus
  19. S. Levantino, L. Romanò, S. Pellerano, C. Samori, and A. L. Lacaita, “Phase noise in digital frequency dividers,” IEEE Journal of Solid-State Circuits, vol. 39, no. 5, pp. 775–784, 2004. View at Publisher · View at Google Scholar · View at Scopus
  20. K. Shu, E. Sánchez-Sinencio, J. Silva-Martínez, and S. H. K. Embabi, “A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacitance multiplier,” IEEE Journal of Solid-State Circuits, vol. 38, no. 6, pp. 866–874, 2003. View at Publisher · View at Google Scholar · View at Scopus