Performance Analysis of Homogeneous On-Chip Large-Scale Parallel Computing Architectures for Data-Parallel Applications

<div>Examples of communications in a 3 <svg height="7.66065pt" id="M36" style="vertical-align:-0.3625798pt" version="1.1" viewbox="-0.0498162 -7.29807 8.08224 7.66065" width="8.08224pt" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"><g transform="matrix(.0135,0,0,-0.0135,0,0)"><path d="M528 54L331 254L528 455L492 493L294 291L96 493L60 455L257 254L60 54L96 16L294 217L492 16L528 54Z" id="g117-42"></path><glyph.data ascent="3473" descent="-2876" horiz-adv-x="587" vert-adv-y="587"></glyph.data></g></svg> 3 2D-mesh network.</div>

Journal of Electrical and Computer Engineering

fig5

Figure 5

Figure 5: Performance Analysis of Homogeneous On-Chip Large-Scale Parallel Computing Architectures for Data-Parallel Applications 