Table of Contents Author Guidelines Submit a Manuscript
Journal of Electrical and Computer Engineering
Volume 2015, Article ID 915409, 10 pages
http://dx.doi.org/10.1155/2015/915409
Research Article

Hybrid Model: An Efficient Symmetric Multiprocessor Reference Model

1Department of Information Science and Electronic Engineering, Zhejiang University, Hangzhou 310027, China
2Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China

Received 23 September 2014; Revised 26 January 2015; Accepted 15 March 2015

Academic Editor: Marco Platzner

Copyright © 2015 Shupeng Wang et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. Y. Chen and V. Dinavahi, “Digital hardware emulation of universal machine and universal line models for real-time electromagnetic transient simulation,” IEEE Transactions on Industrial Electronics, vol. 59, no. 2, pp. 1300–1309, 2012. View at Publisher · View at Google Scholar · View at Scopus
  2. M. Peker, H. Altun, and F. Karakaya, “Hardware emulation of HOG and AMDF based scale and rotation invariant robust shape detection,” in Proceedings of the 1st International Conference on Engineering and Technology (ICET '12), pp. 1–5, Cairo, Egypt, October 2012. View at Publisher · View at Google Scholar · View at Scopus
  3. F. Ren and Y. R. Zheng, “Hardware emulation of wideband correlated multiple-input multiple-output fading channels,” Journal of Signal Processing Systems, vol. 66, no. 3, pp. 273–284, 2012. View at Publisher · View at Google Scholar · View at Scopus
  4. R. Alur, “Formal verification of hybrid systems,” in Proceedings of the International Conference on Embedded Software (EMSOFT '11), pp. 273–278, Taipei, Taiwan, October 2011. View at Publisher · View at Google Scholar · View at Scopus
  5. M. Amrani, L. Lúcio, G. Selim et al., “A tridimensional approach for studying the formal verification of model transformations,” in Proceedings of the 5th IEEE International Conference on Software Testing, Verification and Validation (ICST '12), pp. 921–928, IEEE, Montreal, Canada, April 2012. View at Publisher · View at Google Scholar · View at Scopus
  6. S. F. Siegel and T. K. Zirkel, “Automatic formal verification of MPI-based parallel programs,” in Proceedings of the 16th ACM Symposium on Principles and Practice of Parallel Programming (PPoPP '11), pp. 309–310, San Antonio, Tex, USA, February 2011. View at Publisher · View at Google Scholar · View at Scopus
  7. M. L. Bolton, E. J. Bass, and R. I. Siminiceanu, “Using formal verification to evaluate human-automation interaction: a review,” IEEE Transactions on Systems, Man, and Cybernetics Part A: Systems and Humans, vol. 43, no. 3, pp. 488–503, 2013. View at Publisher · View at Google Scholar · View at Scopus
  8. R. Zhou, R. Min, Q. Yi, C. Li, and Y. Sheng, “Formal verification of fault-tolerant and recovery mechanisms for safe node sequence protocol,” in Proceedings of the 28th IEEE International Conference on Advanced Information Networking and Applications (AINA '14), pp. 813–820, Victoria, Canada, May 2014. View at Publisher · View at Google Scholar
  9. H. Chockler, A. Ivrii, A. Matsliah, S. Moran, and Z. Nevo, “Incremental formal verification of hardware,” in Proceedings of the Formal Methods in Computer-Aided Design (FMCAD '11), pp. 135–143, Austin, Tex, USA, October 2011.
  10. E. Guralnik, M. Aharoni, A. J. Birnbaum, and A. Koyfman, “Simulation-based verification of floating-point division,” Institute of Electrical and Electronics Engineers. Transactions on Computers, vol. 60, no. 2, pp. 176–188, 2011. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  11. S. Seidel, U. Donath, and J. Haufe, “Approach to a simulation-based verification environment for material handling systems,” in Proceedings of the IEEE 17th International Conference on Emerging Technologies & Factory Automation (ETFA '12), pp. 1–4, Krakow, Poland, September 2012. View at Publisher · View at Google Scholar · View at Scopus
  12. A. Braun, O. Bringmann, D. Lettnin, and W. Rosenstiel, “Simulation-based verification of the MOST netinterface specification revision 3.0,” in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE '10), pp. 538–543, Leuven, Belgium, March 2010. View at Scopus
  13. A. S. Kamkin and M. M. Chupilko, “Survey of modern technologies of simulation-based verification of hardware,” Programming and Computer Software, vol. 37, no. 3, pp. 147–152, 2011. View at Publisher · View at Google Scholar · View at Scopus
  14. E. Clarke, A. Donzé, and A. Legay, “On simulation-based probabilistic model checking of mixed-analog circuits,” Formal Methods in System Design, vol. 36, no. 2, pp. 97–113, 2010. View at Publisher · View at Google Scholar · View at Scopus
  15. J. An, X. Fan, and S. Zhang, “A fast virtual device framework for improving RTL verification efficiency,” in Proceedings of the IEEE 3rd International Conference on Communication Software and Networks (ICCSN '11), pp. 73–75, IEEE, Xi'an, China, May 2011. View at Publisher · View at Google Scholar · View at Scopus
  16. T. Austin, E. Larson, and D. Ernest, “SimpleScalar: an infrastructure for computer system modeling,” Computer, vol. 35, no. 2, pp. 59–67, 2002. View at Publisher · View at Google Scholar · View at Scopus
  17. A. Patel, F. Afram, S. Chen, and K. Ghose, “MARSS: a full system simulator for multicore x86 CPUs,” in Proceedings of the 48th ACM/EDAC/IEEE Design Automation Conference (DAC '11), pp. 1050–1055, New York, NY, USA, June 2011. View at Scopus
  18. M. T. Yourst, “PTLsim: a cycle accurate full system x86-64 microarchitectural simulator,” in Proceedings of the IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS '07), pp. 23–34, San Jose, Calif, USA, April 2007. View at Publisher · View at Google Scholar · View at Scopus
  19. B. Glamm and D. J. Lilja, “Automatic verification of instruction set simulation using synchronized state comparison,” in Proceedings of the 34th Annual Simulation Symposium, pp. 72–77, Seattle, Wash, USA, April 2001. View at Scopus
  20. N. Binkert, B. Beckmann, G. Black et al., “The gem5 simulator,” ACM SIGARCH Computer Architecture News, vol. 39, no. 2, pp. 1–7, 2011. View at Publisher · View at Google Scholar