A Formal Verification Methodology for DDD Mode Pacemaker Control Programs

<div>Figure depicts the TTS <svg height="11.8174pt" id="M66" style="vertical-align:-3.1815pt" version="1.1" viewbox="-0.0498162 -8.6359 26.3364 11.8174" width="26.3364pt" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"><g transform="matrix(.013,0,0,-0.013,0,0)"><path d="M962 650H795L470 145L347 650H176L170 622C268 613 275 606 244 503L190 322C150 188 132 126 118 91C102 50 80 33 18 28L12 0H245L251 28C175 35 170 48 174 93C177 128 191 180 220 284L292 542H294C331 392 383 150 409 4H432L774 555H776L714 137C700 40 694 34 612 28L606 0H868L874 28C793 34 784 37 797 137L849 533C859 612 863 616 956 622L962 650Z" id="g113-78"></path><glyph.data ascent="3473" descent="-2876" horiz-adv-x="985" vert-adv-y="985"></glyph.data></g><g transform="matrix(.0091,0,0,-0.0091,12.22,3.132)"><path d="M46 650V618C122 613 130 611 130 522V128C130 46 123 40 40 32V0H319V32C227 40 217 42 217 128V279L292 260C303 259 322 258 338 261C436 272 534 337 534 467C534 534 508 580 469 609C428 640 371 650 299 650H46ZM217 558C217 585 220 596 228 603C235 610 256 615 284 615C367 615 435 571 435 463C435 339 358 304 291 304C256 304 229 310 217 317V558Z" id="g58-78"></path><glyph.data ascent="1007" descent="-369" horiz-adv-x="573" vert-adv-y="573"></glyph.data></g><g transform="matrix(.0091,0,0,-0.0091,17.434,3.132)"><path d="M871 0V33C783 41 780 45 777 152L768 506C765 610 771 609 860 617V650H683L453 157L228 650H59V617C150 609 154 606 146 481L132 275C124 170 117 125 112 93C105 50 84 39 27 34V0H267V34C200 39 176 48 173 93C170 130 171 172 176 256L190 540H192L414 8H438L682 554H685L689 152C689 45 686 41 604 33V0H871Z" id="g58-75"></path><glyph.data ascent="1007" descent="-369" horiz-adv-x="902" vert-adv-y="902"></glyph.data></g></svg> Specification.</div>

Journal of Electrical and Computer Engineering

fig2

Figure 2

Figure 2: A Formal Verification Methodology for DDD Mode Pacemaker Control Programs 