Modelling and Automated Implementation of Optimal Power Saving Strategies in Coarse-Grained Reconfigurable Architectures

<div>FFT use case: original design with 12 radix-2 butterflies for an FFT of size 8. Twiddle factors <svg height="16.2017pt" id="M224" style="vertical-align:-3.943501pt" version="1.1" viewbox="-0.0498162 -12.2582 14.5377 16.2017" width="14.5377pt" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"><g transform="matrix(.013,0,0,-0.013,0,0)"><path d="M689 332C689 394 670 448 646 448C620 448 597 421 597 396C597 386 600 381 608 372C619 359 620 334 620 315C620 150 538 45 454 45C414 45 386 67 386 122C386 138 388 158 394 180L457 426L452 432L377 416L315 156C302 100 259 45 216 45C176 45 148 67 148 122C148 133 152 158 156 180C162 212 173 259 194 332C201 357 206 384 206 405C206 430 198 448 174 448C125 448 66 406 23 342L43 319C84 368 110 383 121 383C126 383 128 382 128 377C128 370 127 359 122 343C99 268 84 204 77 156C74 137 70 111 70 104C70 25 125 -12 180 -12C228 -12 276 12 319 50C338 8 378 -12 418 -12C549 -12 689 166 689 332Z" id="g113-120"></path><glyph.data ascent="3473" descent="-2876" horiz-adv-x="712" vert-adv-y="712"></glyph.data></g><g transform="matrix(.0091,0,0,-0.0091,9.257,-5.741)"><path d="M485 418C485 434 469 451 441 451C389 451 312 387 255 335C221 304 194 278 159 242H157L259 678C264 698 264 710 255 710C242 710 183 681 96 673L90 643L128 642C165 641 171 640 162 602L24 -5L31 -12C51 -4 81 4 110 9L145 181C154 195 180 220 205 242C233 170 263 106 291 53C318 1 335 -12 360 -12C383 -12 425 0 483 82L463 105C437 79 411 57 400 57C388 57 378 68 355 110C329 156 288 244 268 298C299 333 355 376 405 376C426 376 440 373 448 368C453 365 465 368 468 373C477 386 485 405 485 418Z" id="g50-108"></path><glyph.data ascent="3443" descent="-2856" horiz-adv-x="509" vert-adv-y="509"></glyph.data></g><g transform="matrix(.0091,0,0,-0.0091,8.931,3.784)"><path d="M504 89L488 119C453 85 428 69 416 69C408 69 405 75 412 102L462 304C492 438 460 451 436 451S388 441 356 423C311 397 229 336 170 256H168L189 340C208 418 200 451 177 451C144 451 82 413 24 352L40 322C65 345 98 369 108 369C114 369 119 363 112 335L28 -3L36 -12C54 -3 83 4 112 10C125 73 138 122 153 174C205 258 328 382 376 382C395 382 399 369 384 305L330 93C312 25 323 -12 351 -12C378 -12 439 21 504 89Z" id="g50-111"></path><glyph.data ascent="3443" descent="-2856" horiz-adv-x="512" vert-adv-y="512"></glyph.data></g></svg> are calculated according to (<a href="https://static.hindawi.com/articles/jece/volume-2016/4237350/figures/#EEq8">11</a>).</div>

Journal of Electrical and Computer Engineering

fig6

Figure 6

Figure 6: Modelling and Automated Implementation of Optimal Power Saving Strategies in Coarse-Grained Reconfigurable Architectures 