Table of Contents Author Guidelines Submit a Manuscript
Journal of Electrical and Computer Engineering
Volume 2016, Article ID 4237350, 27 pages
http://dx.doi.org/10.1155/2016/4237350
Research Article

Modelling and Automated Implementation of Optimal Power Saving Strategies in Coarse-Grained Reconfigurable Architectures

1POLCOMING, Information Engineering Unit, University of Sassari, Sassari, Italy
2Department of Electrical and Electronic Engineering (DIEE), University of Cagliari, Cagliari, Italy

Received 18 April 2016; Accepted 14 September 2016

Academic Editor: Wen B. Jone

Copyright © 2016 Francesca Palumbo et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. R. Hartenstein, “A decade of reconfigurable computing: a visionary retrospective,” in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE '01), pp. 642–649, March 2001. View at Publisher · View at Google Scholar · View at Scopus
  2. P. Meloni, G. Tuveri, L. Raffo et al., “System adaptivity and fault-tolerance in NoC-based MPSoCs: the MADNESS project approach,” in Proceedings of the 15th Euromicro Conference on Digital System Design (DSD '12), pp. 517–524, 2012. View at Publisher · View at Google Scholar
  3. H. Esmaeilzadeh, E. Blem, R. St. Amant, K. Sankaralingam, and D. Burger, “Dark silicon and the end of multicore scaling,” in Proceedings of the International Symposium on Computer Architecture, pp. 365–376, San Jose, Calif, USA, 2011.
  4. M. B. Taylor, “Is dark silicon useful? Harnessing the four horsemen of the coming dark silicon apocalypse,” in Proceedings of the 49th Annual Design Automation Conference (DAC '12), pp. 1131–1136, San Francisco, Calif, USA, June 2012. View at Publisher · View at Google Scholar · View at Scopus
  5. F. Oboril, J. Ewert, and M. B. Tahoori, “High-resolution online power monitoring for modern microprocessors,” in Proceedings of the Conference on Design, Automation and Test in Europe, pp. 265–268, March 2015. View at Scopus
  6. Synopsys, “Advanced low power techniques,” http://goo.gl/2FqEjf
  7. S. Herbert and D. Marculescu, “Analysis of dynamic voltage/frequency scaling in chip-multiprocessors,” in Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED '07), pp. 38–43, August 2007. View at Publisher · View at Google Scholar · View at Scopus
  8. S. Eyerman and L. Eeckhout, “Fine-grained DVFS using on-chip regulators,” Transactions on Architecture and Code Optimization, vol. 8, no. 1, article 1, 2011. View at Publisher · View at Google Scholar · View at Scopus
  9. M. Arora, S. Manne, Y. Eckert, I. Paul, N. Jayasena, and D. M. Tullsen, “A comparison of core power gating strategies implemented in modern hardware,” in Proceedings of the Conference on Measurement and Modeling of Computer Systems, pp. 559–560, 2014.
  10. B. Jeff, “Advances in big.LITTLE technology for power and energy savings,” ARM White Paper, 2012. View at Google Scholar
  11. Power Forward Initiative, A Practical Guide to Low Power Design, 2009.
  12. F. Palumbo, N. Carta, D. Pani, P. Meloni, and L. Raffo, “The multi-dataflow composer tool: generation of on-the-fly reconfigurable platforms,” Journal of Real-Time Image Processing, vol. 9, no. 1, pp. 233–249, 2014. View at Publisher · View at Google Scholar · View at Scopus
  13. N. Carta, C. Sau, F. Palumbo, D. Pani, and L. Raffo, “A coarse-grained reconfigurable wavelet denoiser exploiting the multi-dataflow composer tool,” in Proceedings of the 7th Conference on Design and Architectures for Signal and Image Processing (DASIP '13), pp. 141–148, October 2013. View at Scopus
  14. N. Carta, C. Sau, D. Pani, F. Palumbo, and L. Raffo, “A coarse-grained reconfigurable approach for low-power spike sorting architectures,” in Proceedings of the 6th International IEEE EMBS Conference on Neural Engineering (NER '13), pp. 439–442, San Diego, Calif, USA, November 2013. View at Publisher · View at Google Scholar · View at Scopus
  15. D. Pani, F. Usai, L. Citi, and L. Raffo, “Real-time processing of tfLIFE neural signals on embedded DSP platforms: a case study,” in Proceedings of the 5th International IEEE/EMBS Conference on Neural Engineering (NER '11), pp. 44–47, Cancun, Mexico, April 2011. View at Publisher · View at Google Scholar · View at Scopus
  16. N. Carta, P. Meloni, G. Tuveri, D. Pani, and L. Raffo, “A custom MPSoC architecture with integrated power management for real-time neural signal decoding,” IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 4, no. 2, pp. 230–241, 2014. View at Publisher · View at Google Scholar · View at Scopus
  17. F. Palumbo, C. Sau, and L. Raffo, “Coarse-grained reconfiguration: dataflow-based power management,” IET Computers and Digital Techniques, vol. 9, no. 1, pp. 36–48, 2015. View at Publisher · View at Google Scholar · View at Scopus
  18. F. Palumbo, T. Fanni, C. Sau, and P. Meloni, “Power-awarness in coarse-grained reconfigurable multi-functional architectures: a dataflow based strategy,” Journal of Signal Processing Systems, 2016. View at Publisher · View at Google Scholar · View at Scopus
  19. D. Pani and L. Raffo, “Self-coordinated on-chip parallel computing: a swarm intelligence approach,” in Parallel and Distributed Computational Intelligence, pp. 91–112, Springer, Berlin, Germany, 2010. View at Google Scholar
  20. M. Yan, Z. Yang, L. Liu, and S. Li, “ProDFA: accelerating domain applications with a coarse-grained runtime reconfigurable architecture,” in Proceedings of the 18th IEEE International Conference on Parallel and Distributed Systems (ICPADS '12), pp. 834–839, December 2012. View at Publisher · View at Google Scholar · View at Scopus
  21. S. M. Carta, D. Pani, and L. Raffo, “Reconfigurable coprocessor for multimedia application domain,” Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology, vol. 44, no. 1-2, pp. 135–152, 2006. View at Publisher · View at Google Scholar · View at Scopus
  22. V. V. Kumar and J. Lach, “Highly flexible multimode digital signal processing systems using adaptable components and controllers,” EURASIP Journal on Applied Signal Processing, vol. 2006, no. 1, Article ID 079595, pp. 1–9, 2006. View at Publisher · View at Google Scholar · View at Scopus
  23. B. Mei, S. Vernalde, D. Verkest, H. De Man, and R. Lauwereins, “Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling,” in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE '03), pp. 296–301, March 2003. View at Publisher · View at Google Scholar · View at Scopus
  24. F. Palumbo, D. Pani, L. Raffo, and S. Secchi, “A surface tension and coalescence model for dynamic distributed resources allocation in massively parallel processors on-chip,” in Nature Inspired Cooperative Strategies for Optimization (NICSO 2007), vol. 129 of Studies in Computational Intelligence, pp. 335–345, Springer, Berlin, Germany, 2007. View at Publisher · View at Google Scholar
  25. G. Ansaloni, K. Tanimura, L. Pozzi, and N. Dutt, “Integrated kernel partitioning and scheduling for coarse-grained reconfigurable arrays,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 31, no. 12, pp. 1803–1816, 2012. View at Publisher · View at Google Scholar · View at Scopus
  26. C. C. de Souza, A. M. Lima, G. Araujo, and N. B. Moreano, “The datapath merging problem in reconfigurable systems: complexity, dual bounds and heuristic evaluation,” ACM Journal of Experimental Algorithmics, vol. 10, no. 2.2, Article ID 1180613, 2005. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  27. R. Giorgi and A. Scionti, “A scalable thread scheduling co-processor based on data-flow principles,” Future Generation Computer Systems, vol. 53, pp. 100–108, 2015. View at Publisher · View at Google Scholar · View at Scopus
  28. L. Verdoscia, R. Vaccaro, and R. Giorgi, “A clockless computing system based on the static dataflow paradigm,” in Proceedings of the 4th Workshop on Data-Flow Execution Models for Extreme Scale Computing (DFM '14), pp. 30–37, Edmonton, Canada, August 2014. View at Publisher · View at Google Scholar · View at Scopus
  29. C. Sau, L. Fanni, P. Meloni, L. Raffo, and F. Palumbo, “Reconfigurable coprocessors synthesis in the MPEG-RVC domain,” in Proceedings of the International Conference on ReConFigurable Computing and FPGAs (ReConFig '15), pp. 1–8, IEEE, Riviera Maya, Mexico, December 2015. View at Publisher · View at Google Scholar
  30. L. Jozwiak, M. Lindwer, R. Corvino et al., “ASAM: automatic architecture synthesis and application mapping,” in Proceedings of the 15th Euromicro Conference on Digital System Design (DSD '12), pp. 216–225, September 2012. View at Publisher · View at Google Scholar · View at Scopus
  31. L. Jozwiak, M. Lindwer, R. Corvino et al., “ASAM: automatic architecture synthesis and application mapping,” Microprocessors and Microsystems, vol. 37, no. 8, pp. 1002–1019, 2013. View at Publisher · View at Google Scholar · View at Scopus
  32. Y. Zhang, J. Roivainen, and A. Mammela, “Clock-gating in FPGAs: a novel and comparative evaluation,” in Proceedings of the 9th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, p. 590, 584, Dubrovnik, Croatia, August-September 2006.
  33. E. Bezati, S. Casale-Brunet, M. Mattavelli, and J. W. Janneck, “Coarse grain clock gating of streaming applications in programmable logic implementations,” in Proceedings of the Electronic System Level Synthesis Conference, pp. 1–6, 2014.
  34. Silicon Integration Initiative, Si2 Common Power Format SpecificationTM-Version 2.1, 2014
  35. M. Shafique, L. Bauer, and J. Henkel, “Adaptive energy management for dynamically reconfigurable processors,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 33, no. 1, pp. 50–63, 2014. View at Publisher · View at Google Scholar · View at Scopus
  36. J. Yi and J. Kim, “Power modeling for digital circuits with clock gating,” IEICE Electronics Express, vol. 12, no. 24, Article ID 20150817, 2015. View at Publisher · View at Google Scholar
  37. H. Xu, R. Vemuri, and W.-B. Jone, “Run-time active leakage reduction by power gating and reverse body biasing: an energy view,” in Proceedings of the 26th IEEE International Conference on Computer Design (ICCD '08), pp. 618–625, IEEE, October 2008. View at Publisher · View at Google Scholar · View at Scopus
  38. K. Datta, A. Mukherjee, G. Cao et al., “CASPER: embedding power estimation and hardware-controlled power management in a cycle-accurate micro-architecture simulation platform for many-core multi-threading heterogeneous processors,” Journal of Low Power Electronics and Applications, vol. 2, no. 1, pp. 30–68, 2012. View at Publisher · View at Google Scholar · View at Scopus
  39. A. Chhabra, H. Rawat, M. Jain et al., “FALPEM: framework for architectural-level power estimation and optimization for large memory sub-systems,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 34, no. 7, pp. 1138–1142, 2015. View at Publisher · View at Google Scholar · View at Scopus
  40. S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen, and N. P. Jouppi, “The McPAT framework for multicore and manycore architectures: simultaneously modeling power, area, and timing,” ACM Transactions on Architecture and Code Optimization, vol. 10, no. 1, article 5, pp. 1–29, 2013. View at Publisher · View at Google Scholar · View at Scopus
  41. D. Zoni and W. Fornaciari, “Modeling DVFS and power-gating actuators for cycle-accurate NoC-based simulators,” ACM Journal on Emerging Technologies in Computing Systems, vol. 12, no. 3, article 27, pp. 1–24, 2015. View at Publisher · View at Google Scholar · View at Scopus
  42. C. Sau, L. Raffo, F. Palumbo, E. Bezati, S. Casale-Brunet, and M. Mattavelli, “Automated design flow for coarse-grained reconfigurable platforms: an RVC-CAL multi-standard decoder use-case,” in Proceedings of the 14th International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS '14), pp. 59–66, Agios Konstantinos, Greece, July 2014. View at Publisher · View at Google Scholar · View at Scopus
  43. Open RVC-CAL Compiler, http://orcc.sourceforge.net/
  44. Cadence, Low Power in Encounter RRTL Compiler Product Version 14.1, July 2014
  45. J. W. Cooley and J. W. Tukey, “An algorithm for the machine calculation of complex Fourier series,” Mathematics of Computation, vol. 19, no. 90, pp. 297–301, 1965. View at Publisher · View at Google Scholar · View at MathSciNet
  46. Z. Hu, A. Buyuktosunoglu, V. Srinivasan, V. Zyuban, H. Jacobson, and P. Bose, “Microarchitectural techniques for power gating of execution units,” in Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED '04), pp. 32–37, IEEE, August 2004. View at Publisher · View at Google Scholar · View at Scopus
  47. C. M. Diniz, M. Shafique, S. Bampi, and J. Henkel, “A reconfigurable hardware architecture for fractional pixel interpolation in high efficiency video coding,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 34, no. 2, pp. 238–251, 2015. View at Publisher · View at Google Scholar · View at Scopus