Hardware Efficient Architecture with Variable Block Size for Motion Estimation

Figure 4

16 × 16 macroblock segmented into 16—4 × 4 submacroblock [2].