Journal of Electrical and Computer Engineering

Research Article

Hardware Efficient Architecture with Variable Block Size for Motion Estimation

Figure 5

Proposed hardware implementation of VBSME.