Research Article

Intermediate Frequency Digital Receiver Based on Multi-FPGA System

Figure 5

Block diagram of IF digital receiver.