Table of Contents Author Guidelines Submit a Manuscript
Journal of Electrical and Computer Engineering
Volume 2016, Article ID 8202581, 9 pages
http://dx.doi.org/10.1155/2016/8202581
Research Article

A Low Noise, Low Power Phase-Locked Loop, Using Optimization Methods

Faculty of Engineering, Shahrekord University, Shahrekord 8818634141, Iran

Received 6 April 2016; Accepted 17 August 2016

Academic Editor: M. Jamal Deen

Copyright © 2016 Noushin Ghaderi et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. R. Prakash, S. Akhtar, and P. T. Balsara, “Phase noise reduction in high speed frequency divider,” in Proceedings of the IEEE Dallas/CAS Workshop on Design, Applications, Integration and Software (DCAS '06), pp. 83–86, IEEE, Richardson, Tex, USA, October 2006. View at Publisher · View at Google Scholar · View at Scopus
  2. K. Park and I. C. Park, “Fast frequency acquisition phase frequency detectors with prediction-based edge blocking,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '09), pp. 1891–1894, IEEE, Taipei, Taiwan, May 2009.
  3. W.-H. Chen, M. E. Inerowicz, and B. Jung, “Phase frequency detector with minimal blind zone for fast frequency acquisition,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 57, no. 12, pp. 936–940, 2010. View at Publisher · View at Google Scholar · View at Scopus
  4. N. M. H. Ismail and M. Othman, “CMOS phase frequency detector for high speed applications,” in Proceedings of the 21th International Conference on Microelectronics (ICM '09), pp. 201–204, IEEE, Marrakech, Morocco, December 2009. View at Publisher · View at Google Scholar · View at Scopus
  5. R. Y. Chen and W.-Y. Chen, “A high-speed fast-acquisition CMOS phase/frequency detector for MB-OFDM UWB,” IEEE Transactions on Consumer Electronics, vol. 53, no. 1, pp. 23–26, 2007. View at Publisher · View at Google Scholar · View at Scopus
  6. L.-K. Soh and Y.-F. K. Edwin, “An adjustable reset pulse phase frequency detector for phase locked loop,” in Proceedings of the 1st Asia Symposium on Quality Electronic Design (ASQED '09), pp. 343–346, IEEE, Kuala Lumpur, Malaysia, July 2009. View at Publisher · View at Google Scholar · View at Scopus
  7. H. R. Erfani-Jazi and N. Ghaderi, “A divider-less, high speed and wide locking range phase locked loop,” AEU—International Journal of Electronics and Communications, vol. 69, no. 4, pp. 722–729, 2015. View at Publisher · View at Google Scholar · View at Scopus
  8. S. Kazeminia, K. Hadidi, and A. Khoei, “A low jitter 110 MHz 16-phase delay locked loop based on a simple and sensitive phase detector,” in Proceedings of the 2013 21st Iranian Conference on Electrical Engineering (ICEE '13), pp. 1–5, IEEE, Mashhad, Iran, May 2013. View at Publisher · View at Google Scholar · View at Scopus
  9. A. C. Kailuke, P. Agrawal, and R. V. Kshirsagar, “Design of phase frequency detector and charge pump for low voltage high frequency PLL,” in Proceedings of the International Conference on Electronic Systems, Signal Processing and Computing Technologies (ICESC '14), pp. 74–78, IEEE, Nagpur, India, January 2014. View at Publisher · View at Google Scholar · View at Scopus
  10. D. Cai, H. Fu, J. Ren et al., “A 2.1-GHz PLL with −80dBc/−74dBc reference spur based on aperture-phase detector and phase-to-analog converter,” in Proceedings of the IEEE Asian Solid State Circuits Conference (A-SSCC '11), pp. 141–144, Jeju, South Korea, November 2011. View at Publisher · View at Google Scholar
  11. P. Liu, P. Sun, J. Jung, and D. Heo, “PLL charge pump with adaptive body-bias compensation for minimum current variation,” Electronics Letters, vol. 48, no. 1, pp. 16–18, 2012. View at Publisher · View at Google Scholar · View at Scopus
  12. N. Joram, R. Wolf, and F. Ellinger, “High swing PLL charge pump with current mismatch reduction,” Electronics Letters, vol. 50, no. 9, pp. 661–663, 2014. View at Publisher · View at Google Scholar · View at Scopus
  13. H. R. E. Jazi and N. Ghaderi, “A novel bulk driven charge pump for low power, low voltage applications,” IEICE Electronics Express, vol. 11, no. 2, Article ID 20130934, 2014. View at Publisher · View at Google Scholar · View at Scopus
  14. J.-M. Kim, S. Kim, I.-Y. Lee, S.-K. Han, and S.-G. Lee, “A low-noise four-stage voltage-controlled ring oscillator in deep-submicrometer CMOS technology,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 60, no. 2, pp. 71–75, 2013. View at Publisher · View at Google Scholar · View at Scopus
  15. I.-T. Lee, Y.-T. Tsai, and S.-I. Liu, “A leakage-current-recycling phase-locked loop in 65–nm CMOS technology,” IEEE Journal of Solid-State Circuits, vol. 47, no. 11, pp. 2693–2700, 2012. View at Publisher · View at Google Scholar · View at Scopus
  16. K.-H. Tsai and S.-I. Liu, “A 104-GHZ phase-locked loop using a vco at second pole frequency,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 1, pp. 80–88, 2012. View at Publisher · View at Google Scholar · View at Scopus
  17. K.-C. Choi, S.-G. Kim, S.-W. Lee, B.-C. Lee, and W.-Y. Choi, “A 990-μW 1.6-GHz PLL based on a novel supply-regulated active-loop-filter VCO,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 60, no. 6, pp. 311–315, 2013. View at Publisher · View at Google Scholar · View at Scopus
  18. S. Min, T. Copani, S. Kiaei, and B. Bakkaloglu, “A 90-nm CMOS 5-GHz ring-oscillator pll with delay-discriminator-based active phase-noise cancellation,” IEEE Journal of Solid-State Circuits, vol. 48, no. 5, pp. 1151–1160, 2013. View at Publisher · View at Google Scholar · View at Scopus
  19. K. Martin, Digital Integrated Circuit Design, Oxford University Press, New York, NY, USA, 2000.
  20. B. A. Minch, “Low-voltage Wilson current mirrors in CMOS,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '07), pp. 2220–2223, IEEE, New Orleans, La, USA, May 2007. View at Scopus
  21. B. Aggarwal, M. Gupta, and A. K. Gupta, “Analysis of low voltage bulk-driven self-biased high swing cascode current mirror,” Microelectronics Journal, vol. 44, no. 3, pp. 225–235, 2013. View at Publisher · View at Google Scholar · View at Scopus
  22. J. Kennedy and R. Eberhart, “Particle swarm optimization,” in Proceedings of the IEEE International Conference on Neural Networks, pp. 1942–1948, Perth, Australia, November-December 1995.
  23. K. F. Man, K. S. Tang, and S. Kwong, “Genetic algorithms: concepts and applications,” IEEE Transactions on Industrial Electronics, vol. 43, no. 5, pp. 519–534, 1996. View at Publisher · View at Google Scholar · View at Scopus
  24. Z. Zhu, J. Mo, and Y. Yang, “A low voltage bulk-driving PMOS cascode current mirror,” in Proceedings of the 9th International Conference on Solid-State and Integrated-Circuit Technology (ICSICT '08), pp. 2008–2011, IEEE, Beijing, China, October 2008. View at Publisher · View at Google Scholar · View at Scopus
  25. J. Kim, J.-O. Plouchart, N. Zamdmer et al., “A 44 GHz differentially tuned VCO with 4 GHz tuning range in 0.12 μm SOI CMOS,” in Proceedings of the 2005 IEEE International Solid-State Circuits Conference (ISSCC '05), pp. 416–607, IEEE, San Francisco, Calif, USA, February 2005. View at Scopus