Research Article
DPFFs: Direct Path Flip-Flops for Process-Resilient Ultradynamic Voltage Scaling
Table 1
Conventional FFs versus proposed DPFFs (measured).
| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Test condition: SS/1.15 V/25°C for delay and power. Test condition: FF/1.25 V/125°C for leakage. |