On Improving the Performance of Dynamic DCVSL Circuits

Figure 1

(a) Generic architecture of Dy-DCVSL circuit: (b) two- and (c) three-input Dy-DCVSL XOR-XNOR gate.

(a)

(b)

(c)