On Improving the Performance of Dynamic DCVSL Circuits

Figure 2

(a) Generic architecture of EDCVSL circuit: (b) two-input and (c) three-input EDCVSL XOR-XNOR gate.

(a)

(b)

(c)