On Improving the Performance of Dynamic DCVSL Circuits

Figure 3

(a) Proposed architecture-1 for Dy-TG-DCVSL circuits. (b) Two-input and (c) three-input Dy-TG-DCVSL XOR-XNOR gate.

(a)

(b)

(c)