On Improving the Performance of Dynamic DCVSL Circuits

Figure 4

(a) Proposed architecture-1 for TG-EDCVSL circuits. (b) Two-input and (c) three-input TG-EDCVSL XOR-XNOR gates.

(a)

(b)

(c)