Journal of Electrical and Computer Engineering

Research Article

Improved Design of Bit Synchronization Clock Extraction in Digital Communication System

Figure 10

Simulation results of control module in phase lag.