Improved Design of Bit Synchronization Clock Extraction in Digital Communication System

Figure 3

Schematic of differential phase detector.