An Ultra-Low Power Parity Generator Circuit Based on QCA Technology

Figure 6

QCA layout of the designed (a) XOR gate, (b) power map, and (c) simulation outcomes.

(a)

(b)

(c)