Design of Low-Power Structural FIR Filter Using Data-Driven Clock Gating and Multibit Flip-Flops

Figure 6

Merging two 1-bit flip-flops into one 2-bit flip-flop. (a) Before merging. (b) After merging.

(a)

(b)