An Efficient Design of QCA Full-Adder-Subtractor with Low Power Dissipation

Figure 3

(a) The QCA layout of the proposed three-input XOR gate; (b) its simulation results.

(a)

(b)