An Efficient Design of QCA Full-Adder-Subtractor with Low Power Dissipation

Figure 5

(a) The layout of the proposed full adder and (b) its simulation results.

(a)

(b)