Figure 2: Hardware-in-the-loop surgical simulator architecture.