VLSI Implementation of a High-Performance Nonlinear Image Scaling Algorithm

Figure 1

Block diagram of the bilinear interpolation-based image scaling processor.