Modeling and Simulation of Special Shaped SOI Materials for the Nanodevices Implementation

Figure 2

The conceptual architecture of the nanotransistor with a cavity, with SOI film thickness less than 10 nm.