Table of Contents Author Guidelines Submit a Manuscript
Journal of Nanomaterials
Volume 2014, Article ID 787132, 6 pages
http://dx.doi.org/10.1155/2014/787132
Research Article

Investigation of Low-Frequency Noise Characterization of 28-nm High-k pMOSFET with Embedded SiGe Source/Drain

1Institute of Microelectronics and Department of Electrical Engineering, Advanced OptoelectronicTechnology Center, Center for Micro/Nano Science and Technology, National Cheng Kung University, Tainan City 701, Taiwan
2Department of Electronic Engineering, Cheng Shiu University, Kaohsiung City 833, Taiwan
3Central R&D Division, United Microelectronics Corporation (UMC), Tainan City 744, Taiwan

Received 10 December 2013; Revised 19 February 2014; Accepted 20 February 2014; Published 30 March 2014

Academic Editor: Sheng-Po Chang

Copyright © 2014 Shih-Chang Tsai et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. Y. Nemirovsky, I. Brouk, and C. G. Jakobson, “1/f noise in CMOS transistors for analog applications,” IEEE Transactions on Electron Devices, vol. 48, no. 5, pp. 921–927, 2001. View at Publisher · View at Google Scholar · View at Scopus
  2. Y. Yasuda and C. Hu, “Effect of fluorine incorporation on 1/f noise of HfSiON FETs for future mixed-signal CMOS,” in Proceedings of the International Electron Devices Meeting (IEDM '06), pp. 1–4, 2006. View at Publisher · View at Google Scholar
  3. K. K. Hung, P. K. Ko, C. Hu, and Y. C. Cheng, “Unified model for the flicker noise in metal-oxide-semiconductor field-effect transistors,” IEEE Transactions on Electron Devices, vol. 37, no. 3, pp. 654–665, 1990. View at Publisher · View at Google Scholar · View at Scopus
  4. L. K. J. Vandamme, X. Li, and D. Rigaud, “1/f noise in MOS devices, mobility or number fluctuations?” IEEE Transactions on Electron Devices, vol. 41, no. 11, pp. 1936–1945, 1994. View at Publisher · View at Google Scholar · View at Scopus
  5. G. Ghibaudo and T. Boutchacha, “Electrical noise and RTS fluctuations in advanced CMOS devices,” Microelectronics Reliability, vol. 42, no. 4-5, pp. 573–582, 2002. View at Publisher · View at Google Scholar · View at Scopus
  6. L. K. J. Vandamme and F. N. Hooge, “What do we certainly know about 1/f noise in MOSTs?” IEEE Transactions on Electron Devices, vol. 55, no. 11, pp. 3070–3085, 2008. View at Publisher · View at Google Scholar · View at Scopus
  7. C. Hu, “Device challenges and opportunities,” Dig. Tech. Pap. Symp. VLSI Technology, p. 4, 2004.
  8. T.-J. Wang, C.-H. Ko, H.-N. Lin et al., “Investigation of metallized source/drain extension for high-performance strained NMOSFETs,” IEEE Transactions on Electron Devices, vol. 55, no. 11, pp. 3221–3226, 2008. View at Publisher · View at Google Scholar · View at Scopus
  9. S. E. Thompson, G. Sun, Y. S. Choi, and T. Nishida, “Uniaxial-process-induced Strained-Si: extending the CMOS roadmap,” IEEE Transactions on Electron Devices, vol. 53, no. 5, pp. 1010–1020, 2006. View at Publisher · View at Google Scholar · View at Scopus
  10. E. Simoen, P. Verheyen, A. Shickova, R. Loo, and C. Claeys, “On the low-frequency noise of pMOSFETs with embedded SiGe source/drain and fully silicided metal gate,” IEEE Electron Device Letters, vol. 28, no. 11, pp. 987–989, 2007. View at Publisher · View at Google Scholar · View at Scopus
  11. C. W. Kuo, S. L. Wu, S. J. Chang, H. Y. Lin, Y. P. Wang, and S. C. Hung, “Investigation of interface characteristics in strained-Si nMOSFETs,” Solid-State Electronics, vol. 53, no. 8, pp. 897–900, 2009. View at Publisher · View at Google Scholar · View at Scopus
  12. B. C. Wang, S. L. Wu, C. W. Huang et al., “Correlation between random telegraph noise and 1/f noise parameters in 28-nm pMOSFETs with tip-shaped SiGe source/drain,” IEEE Electron Device Letters, vol. 33, no. 7, pp. 928–930, 2012. View at Publisher · View at Google Scholar
  13. H.-S. Jung, J.-H. Lee, S. K. Han et al., “A highly manufacturable MIPS (Metal Inserted Poly-Si Stack) technology with novel threshold voltage control,” in Proceedings of the Symposium on VLSI Technology, pp. 232–233, June 2005. View at Scopus
  14. B. C. Wang, S. L. Wu, C. W. Huang et al., “Characterization of oxide tarps in 28nm p-type metal-oxide-semiconductor field-effect transistors with tip-shaped SiGe source/drain based on random telegraph noise,” Japanese Journal of Applied Physics, vol. 51, Article ID 02BC11, 2012. View at Google Scholar
  15. L.-Å. Ragnarsson, Z. Li, J. Tseng et al., “Ultra low-EOT (5 Å) gate-first and gate-last high performance CMOS achieved by gate-electrode optimization,” in Proceedings of the International Electron Devices Meeting (IEDM '09), pp. 1–4, December 2009. View at Publisher · View at Google Scholar · View at Scopus
  16. J. K. Schaeffer, S. B. Samavedam, D. C. Gilmer et al., “Physical and electrical properties of metal gate electrodes on HfO2 gate dielectrics,” Journal of Vacuum Science and Technology B, vol. 21, no. 1, pp. 11–17, 2003. View at Publisher · View at Google Scholar · View at Scopus
  17. J. R. Hauser and K. Ahmed, “Characterization of ultra-thin oxides using electrical C-V and I-V measurements,” in Proceedings of the International Conference on Characterization and Metrology for ULSI Technology, p. 235, 1998.
  18. P. C. Huang, S. L. Wu, S. J. Chang et al., “Characteristics of Si/SiO2 interface properties for CMOS fabricated on hybrid orientation substrate using Amorphization/Templated Recrystallization (ATR) method,” IEEE Transactions on Electron Devices, vol. 58, no. 6, pp. 1635–1642, 2011. View at Publisher · View at Google Scholar
  19. C. W. Kuo, S. L. Wu, S. J. Chang, Y. T. Huang, Y. C. Cheng, and O. Cheng, “Impact of stress-memorization technique induced-tensile strain on low frequency noise in n-channel metal-oxide-semiconductor transistors,” Applied Physics Letters, vol. 97, no. 12, Article ID 123501, 2010. View at Publisher · View at Google Scholar
  20. J. J. Y. Kuo, W. P. N. Chen, and P. Su, “Impact of uniaxial strain on low-frequency noise in nanoscale PMOSFETs,” IEEE Electron Device Letters, vol. 30, no. 6, pp. 672–674, 2009. View at Publisher · View at Google Scholar
  21. C. Y. Cheng, Y. K. Fang, J. C. Hsieh et al., “Investigation and localization of the SiGe source/drain (S/D) strain-induced defects in PMOSFET with 45-nm CMOS technology,” IEEE Electron Device Letters, vol. 28, no. 5, pp. 408–411, 2007. View at Publisher · View at Google Scholar · View at Scopus
  22. X. Yang, Y. Choi, T. Nishida, and S. E. Thompson, “Gate direct tunneling currents in uniaxial stressed MOSFETs,” in Proceedings of the International Workshop on Electron Dev and Semiconductor Technology, pp. 149–152, 2007.
  23. M. V. Haartman and M. Östling, Low-Frequency Noise in Advanced MOS Devices, Springer, Heidelberg, Germany, 2007.
  24. H. F. Chiu, S. L. Wu, Y. S. Chang et al., “Low surface traps induced noise ZrZnO thin-film transistor using field-plate metal technology,” Japanese Journal of Applied Physics, vol. 52, no. 9, Article ID 04CC22, 2013. View at Publisher · View at Google Scholar
  25. B. C. Wang, S. L. Wu, Y. Y. Lu et al., “Characterization of oxide traps in 28nm n-type metal-oxide-semiconductor field-effect transistors with different uniaxial tensile stresses utilizing Random telegraph noise,” Japanese Journal of Applied Physics, vol. 52, Article ID 04CC24, 2013. View at Google Scholar
  26. S. C. Tsai, S. L. Wu, P. C. Huang et al., “Investigation of Trap Properties of Hf0.83Zr0.17O2 High-k Gate Stack pMOSFETs by Low-frequency (1/f) Noise and RTN Analyses,” in International Workshop on Dielectric Thin Films for Future Electron Devices Science and Technology, p. 87, 2013.
  27. V. Vartanian, S. Zollner, A. V.-Y. Thean et al., “Metrology challenges for 45-nm strained-Si device technology,” IEEE Transactions on Semiconductor Manufacturing, vol. 19, no. 4, pp. 381–388, 2006. View at Publisher · View at Google Scholar · View at Scopus
  28. S. I. Takagi, J. Koga, and A. Toriumi, “Subband structure engineering for processing-induced uniaxial vs. substrate-induced biaxial stressed Si and Ge channel MOSFETs,” in Proceedings of the International Electron Devices Meeting (IEDM '97), p. 219, 1997.
  29. P. Srinivasan, E. Simoen, L. Pantisano, C. Claeys, and D. Misra, “Low-frequency (1f) noise performance of n- and p-MOSFETs with poly-SiHf-based gate dielectrics,” Journal of the Electrochemical Society, vol. 153, no. 4, pp. G324–G329, 2006. View at Publisher · View at Google Scholar · View at Scopus