Investigation of In Situ Boron-Doping in SiGe Source/Drain Layer Growth for PMOS Devices

Figure 1

Schematic diagram of SiGe S/D area in PFET.