Comprehensive Study of Kinetics of Processes Competing during PECVD Ultrathin Silicon Layer High-Temperature Annealing

Figure 1

Schema of the (a) used process flow and the (b) fabricated structure.

(a)

(b)