Procedures and Properties for a Direct Nano-Micro Integration of Metal and Semiconductor Nanowires on Si Chips

<table>(a) <svg height="14.35" id="M12" style="vertical-align:-3.22282pt" version="1.1" viewbox="0 0 49.8125 14.35" width="49.8125" xmlns="http://www.w3.org/2000/svg">
<g transform="matrix(1.25,0,0,-1.25,0,14.35)">
<g transform="translate(72,-60.52)">
<text transform="matrix(1,0,0,-1,-71.95,63.79)">
<tspan style="font-size: 12.50px; " x="0" y="0">𝐼</tspan>
</text>
<text transform="matrix(1,0,0,-1,-65.95,60.66)">
<tspan style="font-size: 8.75px; " x="0" y="0">s</tspan>
<tspan style="font-size: 8.75px; " x="3.4045279" y="0">d</tspan>
</text>
<text transform="matrix(1,0,0,-1,-54.75,63.79)">
<tspan style="font-size: 12.50px; " x="0" y="0">-</tspan>
<tspan style="font-size: 12.50px; " x="4.1634989" y="0">𝑉</tspan>
</text>
<text transform="matrix(1,0,0,-1,-43.4,60.66)">
<tspan style="font-size: 8.75px; " x="0" y="0">s</tspan>
<tspan style="font-size: 8.75px; " x="3.4045279" y="0">d</tspan>
</text>
</g>
</g>
</svg> characteristic of anodized Ti nanowires as a NWFET, (b) the magnified <svg height="14.35" id="M13" style="vertical-align:-3.22282pt" version="1.1" viewbox="0 0 49.8125 14.35" width="49.8125" xmlns="http://www.w3.org/2000/svg">
<g transform="matrix(1.25,0,0,-1.25,0,14.35)">
<g transform="translate(72,-60.52)">
<text transform="matrix(1,0,0,-1,-71.95,63.79)">
<tspan style="font-size: 12.50px; " x="0" y="0">𝐼</tspan>
</text>
<text transform="matrix(1,0,0,-1,-65.95,60.66)">
<tspan style="font-size: 8.75px; " x="0" y="0">s</tspan>
<tspan style="font-size: 8.75px; " x="3.4045279" y="0">d</tspan>
</text>
<text transform="matrix(1,0,0,-1,-54.75,63.79)">
<tspan style="font-size: 12.50px; " x="0" y="0">-</tspan>
<tspan style="font-size: 12.50px; " x="4.1634989" y="0">𝑉</tspan>
</text>
<text transform="matrix(1,0,0,-1,-43.4,60.66)">
<tspan style="font-size: 8.75px; " x="0" y="0">s</tspan>
<tspan style="font-size: 8.75px; " x="3.4045279" y="0">d</tspan>
</text>
</g>
</g>
</svg> plot for zero gate voltage in forward and reverse bias, (c) logarithmic plot corresponding to (a), (d) transfer characteristics of nanowire-FET at different source drain voltages (<svg height="14.35" id="M14" style="vertical-align:-3.22282pt" version="1.1" viewbox="0 0 23.112499 14.35" width="23.112499" xmlns="http://www.w3.org/2000/svg">
<g transform="matrix(1.25,0,0,-1.25,0,14.35)">
<g transform="translate(72,-60.52)">
<text transform="matrix(1,0,0,-1,-71.95,63.79)">
<tspan style="font-size: 12.50px; " x="0" y="0">𝑉</tspan>
</text>
<text transform="matrix(1,0,0,-1,-64.76,60.66)">
<tspan style="font-size: 8.75px; " x="0" y="0">s</tspan>
<tspan style="font-size: 8.75px; " x="3.4045279" y="0">d</tspan>
</text>
</g>
</g>
</svg>).</table>

Journal of Nanotechnology

fig10

Figure 10

Figure 10: Procedures and Properties for a Direct Nano-Micro Integration of Metal and Semiconductor Nanowires on Si Chips 