Journal of Nanotechnology / 2012 / Article / Fig 12

Review Article

Vertical Silicon Nanowire Platform for Low Power Electronics and Clean Energy Applications

Figure 12

(a) Cross-sectional TEM image of vertical SiNW GAA JL-SONOS: diameter of wire is 20 nm and gate length 120 nm, (b) Cross-sectional TEM image of gate stack showing ONO thickness 5/7/7 nm. (c) AFM image scanned on 1 × 1 μm2 surface area that reveals the formation of Si-NC with a density of 7.5 × 1010/cm−2. (Reprinted with permission from [45]. [2011] IEEE.)
492121.fig.0012a
(a)
492121.fig.0012b
(b)
492121.fig.0012c
(c)

We are committed to sharing findings related to COVID-19 as quickly and safely as possible. Any author submitting a COVID-19 paper should notify us at help@hindawi.com to ensure their research is fast-tracked and made available on a preprint server as soon as possible. We will be providing unlimited waivers of publication charges for accepted articles related to COVID-19. Sign up here as a reviewer to help fast-track new submissions.