Vertical Silicon Nanowire Platform for Low Power Electronics and Clean Energy Applications
Multibit programming characteristics of JL-SONOS memory with a gate biases of 12, 14, and 16 V for 1 ms. Wire diameter = 20 nm, channel doping = /cm−3. (Reprinted with permission from .  IEEE.)
Article of the Year Award: Outstanding research contributions of 2020, as selected by our Chief Editors. Read the winning articles.