Vertical Silicon Nanowire Platform for Low Power Electronics and Clean Energy Applications
(a) SEM image of a Si nanopillar pattern used for simulating PCE analysis. Pillar parameters are diameter = 200 nm, pitch = 400 nm, and height = 1000 nm; (b) crossectional schematic of axial junction. (Reprinted with permission from .  IEEE.)
Article of the Year Award: Outstanding research contributions of 2020, as selected by our Chief Editors. Read the winning articles.